USN

CENTRAL CENTRAL
* Adver, Mangalore 1.*

Seventh Semester B.E. Degree Examination, July/August 2021 Advanced Computer Architecture

Engineering

10CS74

(08 Marks)

Time: 3 hrs. Max. Marks: 100

		Note: Answer any FIVE full questions.	
1	a. b. c.	Define Computer Architecture. Explain seven ISA's of computer. Give a brief explanation about trends in power in integrated circuits and cost. Define the following terms: MTTR, MTTF, availability and FIT.	(08 Marks) (08 Marks) (04 Marks)
2	a. b.	Discuss five basic stages of RISC instruction execution with neat block diagram. Define and list major hurdles of pipeline and illustrate data hazard with stall a stall with example.	(08 Marks) nd without (12 Marks)
3	a. b.	Explain in detail 3 different types of dependency. Discuss the methods used to reduce branch costs with prediction.	(10 Marks) (10 Marks)
4	a. b.	Explain the basic VLIW approach for exploiting instruction level parallelism usin issues. What are the key issues in implementing advanced speculation techniques? Explain	(08 Marks)
	c.	Write a note on value predictors.	(08 Marks) (04 Marks)
5	a. b. c.	Explain the taxonomy of parallel architectures. Explain the basic structure of centralized shared memory architecture and memory multiprocessor system. Define cache coherence and explain different possibilities when the memory coherend.	(04 Marks) distributed (10 Marks) system is (06 Marks)
6	a. b. c.	Explain the four memory hierarchy questions in detail. Discuss 3C's of cache miss. Discuss about the methods used to reduce miss penalty.	(08 Marks) (04 Marks) (08 Marks)
7	a. b.	Explain the different methods used to increase the cache bandwidth. Discuss in detail compiler optimization to reduce miss rate.	(10 Marks) (10 Marks)
8	a. b.	Explain detecting and enhancing loop level parallelism for VLIW. Explain Intel-IA 64 architecture with neat diagram.	(06 Marks) (06 Marks)

* * * * *

Explain hardware support for exposing parallelism for VLIW and EPIC.